

A signal  $K_{S1}$  present on the channel is supplied to an inverting Schmitt trigger  $ST_{11}$ , whose output signal  $SST_{11}$  is supplied via a NAND gate  $NA_{21}$  to the reset input  $R$  of the D-type flipflop  $DF_{11}$ . If the signal  $K_{S1}$  rises above a threshold

5 value prescribed by the Schmitt trigger  $ST_{11}$ , then the output signal  $SST_{11}$  from the Schmitt trigger  $ST_{11}$  assumes a low level and resets the flipflop  $DF_{11}$  via the NAND gate  $NA_{21}$ , as a result of which the level at the flipflop's noninverting output  $QP$  falls to a low level. When the high pulse produced

10 at the output  $QP$  of the flipflop is generated, use is made of the fact that, particularly during signal transmission via a channel which contains an inductive transformer, the potential on the channel follows the pulse  $PS_1$  only after a time delay, which means that the D-type flipflop  $DF_{11}$  is not reset until

15 after this delay time, which determines the duration of the pulse. The duration of the pulse after a rising edge of the input signal  $Sin$  is thus prescribed by the channel properties and possibly by the delay times of the logic components. In this way, the pulse length of the transmission pulse  $PS_1$  and

20 hence the power consumption are automatically minimized. Delay times for the logic components are incidentally taken into account in the illustration shown in Fig. 1 only where they are necessary for the operation of the circuit arrangement.